A low cost and low power silicon npn bipolar process with NMOS transistors (ADRF) for RF and microwave applications
- 1 January 1995
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 42 (10) , 1831-1840
- https://doi.org/10.1109/16.464412
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- Process HE: a highly advanced trench isolated bipolar technology for analogue and digital applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A 200 mm SiGe-HBT technology for wireless and mixed-signal applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- B6HF: A 0.8 micron 25GHz/25ps bipolar technology for "Mobile radio" and "Ultra fast data link" IC-productsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993
- Si IC-compatible inductors and LC passive filtersIEEE Journal of Solid-State Circuits, 1990
- Process integration and device performance of a submicrometer BiCMOS with 16-GHz f/sub t/ double poly-bipolar devicesIEEE Transactions on Electron Devices, 1989
- Efficiency of oxygen plasma cleaning of reactive ion damaged silicon surfacesApplied Physics Letters, 1988
- On the punchthrough characteristics of advanced self-aligned bipolar transistorsIEEE Transactions on Electron Devices, 1987
- Hot carrier effects in advanced self-aligned bipolar transistorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- 2 Micron merged bipolar-CMOS technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- Self-aligned bipolar transistors for high-performance and low-power-delay VLSIIEEE Transactions on Electron Devices, 1981