Planar guarded avalanche diodes in InP fabricated by ion implantation
- 1 July 1979
- journal article
- conference paper
- Published by AIP Publishing in Applied Physics Letters
- Vol. 35 (1) , 74-76
- https://doi.org/10.1063/1.90937
Abstract
Planar guarded avalanche diodes in InP have been fabricated using a double‐ion‐implantation technique. Silicon was selectively implanted into an n‐type epitaxial layer to increase the concentration portion of the diode, and beryllium was implanted to form the p‐n junction. When appropriately reverse biased, these diodes exhibited uniform avalanche photocurrent gain in the central portion, where the electric field is maximum. With a 1‐kΩ load, photoresponse gains as high as 20 were measured, although values of 6 to 8 were more typical. At present, the external photoresponse gain with a fixed load is limited by the shunting effect of the diode’s differential resistance.Keywords
This publication has 10 references indexed in Scilit:
- p-n junction diodes in InP and In1−xGaxAsyP1−y fabricated by beryllium-ion implantationApplied Physics Letters, 1979
- Beryllium-ion implantation in InP and In1−xGaxAsyP1−yApplied Physics Letters, 1979
- Ion-implanted InGaAsP avalanche photodiodeApplied Physics Letters, 1978
- InGaAsP/InP Avalanche PhotodiodeJapanese Journal of Applied Physics, 1978
- Ion-implanted p – n junction indium-phosphide impatt diodesElectronics Letters, 1978
- Impact ionisation ratio in In 0.73 Ga 0.27 As 0.57 P 0.43Electronics Letters, 1978
- GaInAsP/InP avalanche photodiodesApplied Physics Letters, 1978
- Ion-implanted n- and p-type layers in InPApplied Physics Letters, 1977
- Large Area Reach-Through Avalanche Diodes for Radiation MonitoringIEEE Transactions on Nuclear Science, 1974
- An optimized avalanche photodiodeIEEE Transactions on Electron Devices, 1967