Optimal methods of driving interconnections in VLSI circuits

2 January 2003

conference paper
Published by Institute of Electrical and Electronics Engineers (IEEE)

Vol. 1, 21-24
https://doi.org/10.1109/iscas.1992.230024

Abstract

Techniques for driving long interconnections in VLSI circuits are considered. Methods based on regularly inserted repeaters are reviewed, and it is shown that one of these is optimal. The main conclusions are that with the most accurate model of an interconnection (a pi -model) used, the optimal repeater is an appropriately sized inverter and that, when the interconnection is resistive, a double-stage repeater performs better than an exponential horn of inverters.

Keywords

This publication has 13 references indexed in Scilit:

Optimum buffer circuits for driving long uniform lines
IEEE Journal of Solid-State Circuits, 1991
CMOS Circuit Speed and Buffer Optimization
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
A VLSI Architecture for Concurrent Data Structures
Published by Springer Nature ,1987
Optimal interconnection circuits for VLSI
IEEE Transactions on Electron Devices, 1985
The wire-limited logic chip
IEEE Journal of Solid-State Circuits, 1982
Minimum propagation delays in VLSI
IEEE Journal of Solid-State Circuits, 1982
Effect of Scaling of Interconnections on the Time Delay of VLSI Circuits
IEEE Journal of Solid-State Circuits, 1982
Speed limitations due to interconnect time constants in VLSI integrated circuits
IEEE Electron Device Letters, 1982
Delay-time optimization for driving and sensing of signals on high-capacitance paths of VLSI systems
IEEE Journal of Solid-State Circuits, 1979
Comments on "An optimized output stage for MOS integrated circuits" [with reply]
IEEE Journal of Solid-State Circuits, 1975