Measuring Deep Metastability
- 22 March 2006
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 15228681,p. 2-11
- https://doi.org/10.1109/async.2006.21
Abstract
Present measurement techniques do not allow synchronizer reliability to be measured in the region of most interest, that is, beyond the first half cycle of the synchronizer clock. We describe methods of extending the measurement range, in which the number of metastable events generated is increased by four orders of magnitude, and events with long metastable times are selected from the large number of more normal events. The relationship found between input times and the resulting output times is dependent on accurate measurement of input time distributions with deviations of less than 10 ps. We show how the distribution of D to clock times at the input can be characterized in the presence of noise, and how predictions of failure rates for long synchronizer times can be made. Anomalies such as the increased failure rates in a master slave synchronizer produced by the back edge of the clock are measuredKeywords
This publication has 11 references indexed in Scilit:
- Data synchronization issues in GALS SoCsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Timing measurements of synchronization circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Analysis of the oscillation problem in tri-flopsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Synchronization circuit performanceIEEE Journal of Solid-State Circuits, 2002
- A high-resolution CMOS time-to-digital converter utilizing a Vernier delay lineIEEE Journal of Solid-State Circuits, 2000
- Pausible clocking-based heterogeneous systemsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1999
- Miller and noise effects in a synchronizing flip-flopIEEE Journal of Solid-State Circuits, 1999
- Beware the three-way arbiterIEEE Journal of Solid-State Circuits, 1999
- Optimization of CMOS arbiter and synchronizer circuits with submicrometer MOSFETsIEEE Journal of Solid-State Circuits, 1988
- Synchronisation and arbitration circuits in digital systemsProceedings of the Institution of Electrical Engineers, 1976