A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line
Top Cited Papers
- 1 February 2000
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 35 (2) , 240-247
- https://doi.org/10.1109/4.823449
Abstract
This paper describes a CMOS time-to-digital converter (TDC) integrated circuit utilizing tapped delay lines. A technique that allows the achievement of high resolution with low dead-time is presented, The technique is based on a Vernier delay line (VDL) used in conjunction with an asynchronous read-out circuitry. A delay-locked loop (DLL) is used to stabilize the resolution against process variations and ambient conditions. A test circuit fabricated in a standard 0.7-/spl mu/m digital CMOS process is presented. The TDC contains 128 delay stages and achieves 30-ps resolution, stabilized by the DLL, with the accuracy exceeding /spl plusmn/1 LSB. Test results show that even higher resolutions can be achieved using the VDL method, and resolutions down to 5 ps are demonstrated to be obtainable.Keywords
This publication has 11 references indexed in Scilit:
- A ‘when and where’ charged-particle sensing systemSensors and Actuators A: Physical, 1997
- A high resolution multihit time to digital converter integrated circuitIEEE Transactions on Nuclear Science, 1997
- An integrated CMOS 0.15 ns digital timing generator for TDC's and clock distribution systemsIEEE Transactions on Nuclear Science, 1995
- An integrated 16-channel CMOS time to digital converterIEEE Transactions on Nuclear Science, 1994
- A sampling technique and its CMOS implementation with 1 Gb/s bandwidth and 25 ps resolutionIEEE Journal of Solid-State Circuits, 1994
- The use of stabilized CMOS delay lines for the digitization of short time intervalsIEEE Journal of Solid-State Circuits, 1993
- Matching properties of MOS transistorsIEEE Journal of Solid-State Circuits, 1989
- 1.2 GHz GaAs shift register IC for dead-time-less TDC applicationIEEE Transactions on Nuclear Science, 1989
- A time-to-voltage converter and analog memory for colliding beam detectorsIEEE Journal of Solid-State Circuits, 1989
- A variable delay line PLL for CPU-coprocessor synchronizationIEEE Journal of Solid-State Circuits, 1988