Dynamic NBTI of PMOS transistors and its impact on device lifetime
Top Cited Papers
- 22 December 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 1, 196-202
- https://doi.org/10.1109/relphy.2003.1197745
Abstract
We report a new NBTI phenomenon for p-MOSFETs with ultra thin gate oxides. We demonstrate that in a CMOS inverter circuit, the interface traps generated under NBTI stressing in a p-MOSFET (corresponding to the "high" output state of the inverter) are subsequently passivated when the gate to drain voltage switches to positive (corresponding to the "low" output state of the inverter). As a result, it was found that this "Dynamic" NBTI (DNBTI) operating in a CMOS inverter circuit prolongs significantly the device lifetime while the conventional "static" NBTI (SNBTI) underestimates the device lifetime. Furthermore, the DNBTI effect is dependent on temperature and gate oxide thickness, but independent of operation frequency. A physical model is proposed for DNBTI that involves the interaction between hydrogen and silicon dangling bonds. This finding has significant impact on the determination of maximum operation voltage as well as lifetime projection for future scaling of CMOS devices.Keywords
This publication has 19 references indexed in Scilit:
- Valence-band tunneling enhanced hot carrier degradation in ultrathin oxide nMOSFETsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Electric passivation of interface traps at drain junction space charge region in p-MOS transistorsMicroelectronics Reliability, 2001
- MOS transistor reliability under analog operationMicroelectronics Reliability, 2000
- Bias temperature instability in scaled p/sup +/ polysilicon gate p-MOSFET'sIEEE Transactions on Electron Devices, 1999
- Energy and momentum conservation during energetic-carrier generation and recombination in siliconPhysical Review B, 1995
- Chemical reactions of hydrogenous species in the systemJournal of Non-Crystalline Solids, 1995
- Interface-trap generation at ultrathin SiO2 (4–6 nm)-Si interfaces during negative-bias temperature agingJournal of Applied Physics, 1995
- Hot carrier induced interface trap annealing in silicon field effect transistorsJournal of Applied Physics, 1993
- Hot-electron-induced MOSFET degradation—Model, monitor, and improvementIEEE Transactions on Electron Devices, 1985
- Study of the atomic models of three donor-like traps on oxidized silicon with aluminum gate from their processing dependencesJournal of Applied Physics, 1983