A 320 MFLOPS CMOS floating-point processing unit for superscalar processors

This publication has 14 references indexed in Scilit:

• A 50 MHz uniformly pipelined 64 b floating-point arithmetic processor
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A 1,000,000 transistor microprocessor
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A 120 MFLOPS CMOS floating-point processor
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Organization of the Motorola 88110 superscalar RISC microprocessor
  IEEE Micro, 1992
• A 10 ns 54*54 b parallel structured full array multiplier with 0.5 mu m CMOS technology
  IEEE Journal of Solid-State Circuits, 1991
• Implementing precise interrupts in pipelined processors
  IEEE Transactions on Computers, 1988
• Higher-Radix Division Using Estimates of the Divisor and Partial Remainders
  IEEE Transactions on Computers, 1968
• A Suggestion for a Fast Multiplier
  IEEE Transactions on Electronic Computers, 1964
• A New Class of Digital Division Methods
  IRE Transactions on Electronic Computers, 1958
• A SIGNED BINARY MULTIPLICATION TECHNIQUE
  The Quarterly Journal of Mechanics and Applied Mathematics, 1951