Generation of interpretive and compiled instruction set simulators
- 1 January 1999
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 339-342 vol.1
- https://doi.org/10.1109/aspdac.1999.760028
Abstract
Due to the large variety of different embedded processor types, retargetable software development tools, such as compilers and simulators, have received attention recently. Retargetability allows one to handle different target processors with a single tool. In this paper, we present a system for automatic generation of instruction set simulators for a class of embedded processors. Retargetability is achieved by automatic generation of simulators from processor descriptions, given as behavioral or RT-level HDL models. The presented system is capable of bit-true simulation for arbitrary processor word lengths, and it generates both interpretive or compiled simulators. Experimental results for different processors indicate comparatively high simulation speed.Keywords
This publication has 6 references indexed in Scilit:
- Retargetable generation of code selectors from HDL processor modelsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Compiled simulation of programmable DSP architecturesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Generation of software tools from processor descriptions for hardware/software codesignPublished by Association for Computing Machinery (ACM) ,1997
- Retargetable Code Generation for Digital Signal ProcessorsPublished by Springer Nature ,1997
- Retargetable Compilers for Embedded Core ProcessorsPublished by Springer Nature ,1997
- Compiled HW/SW co-simulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1996