Impact of technology trends on SEU in CMOS SRAMs
- 1 December 1996
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Nuclear Science
- Vol. 43 (6) , 2797-2804
- https://doi.org/10.1109/23.556869
Abstract
No abstract availableThis publication has 25 references indexed in Scilit:
- Soft error stability of p-well versus n-well CMOS latches derived from 2-D transient simulationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Microbeam studies of single-event effectsIEEE Transactions on Nuclear Science, 1996
- Critical charge concepts for CMOS SRAMsIEEE Transactions on Nuclear Science, 1995
- Modeling the heavy ion upset cross sectionIEEE Transactions on Nuclear Science, 1995
- Effects of process parameter distributions and ion strike locations on SEU cross-section data (CMOS SRAMs)IEEE Transactions on Nuclear Science, 1993
- Rate prediction for single event effects-a critiqueIEEE Transactions on Nuclear Science, 1992
- SEU characterization of a hardened CMOS 64K and 256K SRAMIEEE Transactions on Nuclear Science, 1989
- Soft-error-immune switched-load-resistor memory cellIEEE Transactions on Electron Devices, 1988
- Processing Enhanced SEU Tolerance in High Density SRAMsIEEE Transactions on Nuclear Science, 1987
- Calculation of Cosmic-Ray Induced Soft Upsets and Scaling in VLSI DevicesIEEE Transactions on Nuclear Science, 1982