Using roving STARs for on-line testing and diagnosis of FPGAs in fault-tolerant applications
- 20 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 26 references indexed in Scilit:
- Introducing redundancy in field programmable gate arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Incoming inspection of FPGA'sPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Built-in self-test of logic blocks in FPGAs (Finally, a free lunch: BIST without overhead!)Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An approach for testing programmable/configurable field programmable gate arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Defect tolerant SRAM based FPGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Built-in self-test of FPGA interconnectPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- BIST-based diagnostics of FPGA logic blocksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Test and diagnosis of faulty logic blocks in FPGAsIEE Proceedings - Computers and Digital Techniques, 1999
- Testing configurable LUT-based FPGA'sIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1998
- Universal fault diagnosis for lookup table FPGAsIEEE Design & Test of Computers, 1998