Built-in self-test of FPGA interconnect
Top Cited Papers
- 27 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 404-411
- https://doi.org/10.1109/test.1998.743180
Abstract
We introduce the first BIST approach for testing the programmable routing network in FPGAs. Our method detects opens in, and shorts among, wiring segments, and also faults affecting the programmable switches that configure the FPGA interconnect. As a result, the BIST technique provides complete testing of interconnect faults.Keywords
This publication has 12 references indexed in Scilit:
- Testing and diagnosis of interconnects using boundary scan architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Using ILA testing for BIST in FPGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An approach for testing programmable/configurable field programmable gate arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Test of RAM-based FPGA: methodology and application to the interconnectPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Boundary scan access of built-in self-test for field programmable gate arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- BIST-based diagnostics of FPGA logic blocksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Diagnosis of interconnects and FPICs using a structured walking-1 approachPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A test methodology for interconnect structures of LUT-based FPGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1996
- Verification Testing—A Pseudoexhaustive Test TechniqueIEEE Transactions on Computers, 1984
- Design of Easily Testable Bit-Sliced SystemsIEEE Transactions on Computers, 1981