Test of RAM-based FPGA: methodology and application to the interconnect
- 22 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 17 references indexed in Scilit:
- Testing and diagnosis of interconnects using boundary scan architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Incoming inspection of FPGA'sPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- On the diagnosis of programmable interconnect systems: Theory and applicationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An approach for testing programmable/configurable field programmable gate arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Universal test complexity of field-programmable gate arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Diagnosing Programmable Interconnect Systems for FPGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1996
- A test methodology applied to Cellular logic Programmable Gate ArraysPublished by Springer Nature ,1994
- Fault modeling and test generation for FPGAsPublished by Springer Nature ,1994
- Electronic Chip-in-Place TestPublished by Association for Computing Machinery (ACM) ,1982
- Testing for Faults in Wiring NetworksIEEE Transactions on Computers, 1974