Silicon debug of a co-processor array for video applications
- 8 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
For today's multi-million transistor ICs, existing design verification techniques cannot guarantee that first silicon is designed error free. Because of this reality, there is a need for a good debug methodology. This paper describes the application of a generic silicon debug methodology to a modular video-processing chip called co-processor array (CPA). The debug hardware, which was added to the design, and the supporting debugger software are described. The application of the added debug functionality and its effectiveness during first silicon bring-up are also presented.Keywords
This publication has 5 references indexed in Scilit:
- Silicon debug: scan chains alone are not enoughPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Test features of a core-based co-processor array for video applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- MicroSPARC: a case-study of scan based debugPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A structured and scalable mechanism for test access to embedded reusable coresPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- First-time-right si but to the right specification (keynote address)Published by Association for Computing Machinery (ACM) ,2000