Extremally fault tolerant arrays
- 7 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 14 references indexed in Scilit:
- Modeling the Effect of Redundancy on Yield and Performance of VLSI SystemsIEEE Transactions on Computers, 1987
- Efficient Spare Allocation for Reconfigurable ArraysIEEE Design & Test of Computers, 1987
- A review of fault-tolerant techniques for the enhancement of integrated circuit yieldProceedings of the IEEE, 1986
- Yield and performance enhancement through redundancy in VLSI and WSI multiprocessor systemsProceedings of the IEEE, 1986
- Reconfigurable architectures for VLSI processing arraysProceedings of the IEEE, 1986
- A Fault-Driven, Comprehensive Redundancy AlgorithmIEEE Design & Test of Computers, 1985
- A new result on the problem of ZarankiewiczJournal of Combinatorial Theory, Series A, 1981
- A problem of ZarankiewiczJournal of Combinatorial Theory, Series A, 1975
- A many-facetted problem of zarankiewiczLecture Notes in Mathematics, 1969
- Über ein Problem von K. ZarankiewiczActa Mathematica Hungarica, 1958