Reducing MOSFET 1/f noise and power consumption by switched biasing
Top Cited Papers
- 1 July 2000
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 35 (7) , 994-1001
- https://doi.org/10.1109/4.848208
Abstract
Switched biasing is proposed as a technique for reducing the 1/f noise in MOSFET's. Conventional techniques, such as chopping or correlated double sampling, reduce the effect of 1/f noise in electronic circuits, whereas the switched biasing technique reduces the 1/f noise itself. Whereas noise reduction techniques generally lead to more power consumption, switched biasing can reduce the power consumption. It exploits an intriguing physical effect: cycling a MOS transistor from strong inversion to accumulation reduces its intrinsic 1/f noise. As the 1/f noise is reduced at its physical roots, high frequency circuits, in which 1/f noise is being upconverted, can also benefit. This is demonstrated by applying switched biasing in a 0.8 /spl mu/m CMOS sawtooth oscillator. By periodically switching off the bias currents, during time intervals that they are not contributing to the circuit operation, a reduction of the 1/f noise induced phase noise by more than 8 dB is achieved, while the power consumption is also reduced by 30%.Keywords
This publication has 19 references indexed in Scilit:
- A coupled sawtooth oscillator combining low jitter with high control linearityIEEE Journal of Solid-State Circuits, 2002
- Reduction of the 1/f noise induced phase noise in a CMOS ring oscillator by increasing the amplitude of oscillationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1998
- A CMOS "soft-switched" transconductor and its application in gain control and filtersIEEE Journal of Solid-State Circuits, 1997
- Electronic Noise and Fluctuations in SolidsPublished by Cambridge University Press (CUP) ,1996
- Flicker noise in CMOS transistors from subthreshold to strong inversion at various temperaturesIEEE Transactions on Electron Devices, 1994
- The decrease of ‘‘random telegraph signal’’ noise in metal-oxide-semiconductor field-effect transistors when cycled from inversion to accumulationJournal of Applied Physics, 1992
- An inherently linear and compact MOST-only current division techniqueIEEE Journal of Solid-State Circuits, 1992
- 1/ f noise reduction of metal-oxide-semiconductor transistors by cycling from inversion to accumulationApplied Physics Letters, 1991
- A unified model for the flicker noise in metal-oxide-semiconductor field-effect transistorsIEEE Transactions on Electron Devices, 1990
- Noise in relaxation oscillatorsIEEE Journal of Solid-State Circuits, 1983