FIRGEN: a CAD system for automatic layout generation of high-performance FIR filter

This publication has 8 references indexed in Scilit:

• A CMOS bit-level pipelined implementation of an FIR x/sin(x) predistortion digital filter
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• An integrated CAD system for algorithm-specific IC design
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• An improved search algorithm for the design of multiplierless FIR filters with powers-of-two coefficients
  IEEE Transactions on Circuits and Systems, 1989
• The architectures and design of a 20-MHz real-time DSP chip set
  IEEE Journal of Solid-State Circuits, 1989
• A high speed FIR filter designed by compiler
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1989
• Computer-aided design of VLSI FIR filters
  Proceedings of the IEEE, 1987
• Parallel bit-level pipelined VLSI designs for high-speed signal processing
  Proceedings of the IEEE, 1987
• Design of Digital Filters for Video Circuits
  IEEE Journal of Solid-State Circuits, 1986