Using SAT for combinational equivalence checking

This publication has 14 references indexed in Scilit:

• Combinational equivalence checking using satisfiability and recursive learning
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Functional comparison of logic designs for VLSI circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Sequential circuit design using synthesis and optimization
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Verification of large synthesized designs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• GRASP-A new search algorithm for satisfiability
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Equivalence checking using cuts and heaps
  Published by Association for Computing Machinery (ACM) ,1997
• Reasoning in Boolean Networks
  Published by Springer Nature ,1997
• A SAT-based implication engine for efficient ATPG, equivalence checking, and optimization of netlists
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1997
• An efficient equivalence checker for combinational circuits
  Published by Association for Computing Machinery (ACM) ,1996
• Graph-Based Algorithms for Boolean Function Manipulation
  IEEE Transactions on Computers, 1986