Diagnostic Fault Simulation of Sequential Circuits
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 10893539,p. 178
- https://doi.org/10.1109/test.1992.527818
Abstract
No abstract availableKeywords
This publication has 11 references indexed in Scilit:
- TWO-STAGE FAULT LOCATIONPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- PRODUCTION EXPERIENCE with BUILT-IN SELF-TEST in the IBM ES/9000 SYSTEMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Sequential Circuit Test Generator (STG) benchmark resultsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Combinational profiles of sequential benchmark circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Exact evaluation of diagnostic test resolutionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- HITEC: a test generation package for sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- PROOFS: a fast, memory-efficient sequential circuit fault simulatorIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
- Diagnosis oriented test pattern generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1990
- Differential fault simulation - a fast method using minimal memoryPublished by Association for Computing Machinery (ACM) ,1989
- On an Improved Diagnosis ProgramIEEE Transactions on Electronic Computers, 1965