Unfolding and retiming for high-level DSP synthesis

This publication has 9 references indexed in Scilit:

• Digit-serial DSP architectures
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A systematic approach for design of digit-serial signal processing architectures
  IEEE Transactions on Circuits and Systems, 1991
• Static rate-optimal scheduling of iterative data-flow programs via optimum unfolding
  IEEE Transactions on Computers, 1991
• Dedicated DSP architecture synthesis using the MARS design system
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1991
• The high-level synthesis of digital systems
  Proceedings of the IEEE, 1990
• Force-directed scheduling for the behavioral synthesis of ASICs
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
• Algorithm transformation techniques for concurrent processors
  Proceedings of the IEEE, 1989
• Synchronous data flow
  Proceedings of the IEEE, 1987
• Parallel Sequencing and Assembly Line Problems
  Operations Research, 1961