Dedicated DSP architecture synthesis using the MARS design system
- 1 January 1991
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 1253-1256 vol.2
- https://doi.org/10.1109/icassp.1991.150623
Abstract
Methodologies are addressed for high-level synthesis of dedicated digital signal processing (DSP) architectures using the Minnesota Architecture Synthesis (MARS) design system. The MARS system is capable of exploring a wide design space because the authors' synthesis algorithms can accommodate multiple implementation styles. Algorithms are given for concurrent scheduling and resource allocation for systematic synthesis of DSP architectures. The algorithms exploit inter-iteration and intra-iteration precedence constraints, and produce as good or better results than those published. Synthesis is accommodated with multiple implementation styles to reduce overall hardware costs; systematic synthesis of such architectures has not been explored so far. To improve the quality of the final schedule, the algorithm utilizes implicit retiming and pipelining of the data flow graph.Keywords
This publication has 10 references indexed in Scilit:
- A digital-serial silicon compilerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Automatic generation of control circuits in pipelined DSP architecturesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Digit-serial DSP architecturesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A systematic approach for design of digit-serial signal processing architecturesIEEE Transactions on Circuits and Systems, 1991
- The high-level synthesis of digital systemsProceedings of the IEEE, 1990
- Optimum and heuristic data path scheduling under resource constraintsPublished by Association for Computing Machinery (ACM) ,1990
- Force-directed scheduling for the behavioral synthesis of ASICsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Sehwa: a software package for synthesis of pipelines from behavioral specificationsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- The maximum sampling rate of digital filters under hardware speed constraintsIEEE Transactions on Circuits and Systems, 1981
- Two's Complement Pipeline MultipliersIEEE Transactions on Communications, 1976