A 1-Mbit CMOS DRAM with fast page mode and static column mode
- 1 October 1985
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 20 (5) , 903-908
- https://doi.org/10.1109/JSSC.1985.1052413
Abstract
No abstract availableThis publication has 7 references indexed in Scilit:
- An Optimized and Reliable LDD Structure for 1-/spl mu/m NMOSFET Based on Substrate Current AnalysisIEEE Journal of Solid-State Circuits, 1985
- A 1Mb CMOS DRAM with fast page and static column modesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- The design and performance of CMOS 256K bit DRAM devicesIEEE Journal of Solid-State Circuits, 1984
- Half-V/SUB DD/ bit-line sensing scheme in CMOS DRAMsIEEE Journal of Solid-State Circuits, 1984
- A low-power sub 100 ns 256K bit dynamic RAMIEEE Journal of Solid-State Circuits, 1983
- A 70 ns high density 64K CMOS dynamic RAMIEEE Journal of Solid-State Circuits, 1983
- An n-well CMOS dynamic RAMIEEE Transactions on Electron Devices, 1982