Increased memory performance during vector accesses through the use of linear address transformations

This publication has 12 references indexed in Scilit:

• A Dynamic Storage Scheme For Conflict-free Vector Access
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• Scrambled storage for parallel memory systems
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Increased memory performance during vector accesses through the use of linear address transformations
  IEEE Transactions on Computers, 1992
• Vector Access Performance in Parallel Memories Using a Skewed Storage Scheme
  IEEE Transactions on Computers, 1987
• A Simulation Study of the CRAY X-MP Memory System
  IEEE Transactions on Computers, 1986
• The Structure of Periodic Storage Schemes for Parallel Memories
  IEEE Transactions on Computers, 1985
• The Prime Memory System for Array Access
  IEEE Transactions on Computers, 1982
• Theoretical Limitations on the Efficient Use of Parallel Memories
  IEEE Transactions on Computers, 1978
• Access and Alignment of Data in an Array Processor
  IEEE Transactions on Computers, 1975
• The Organization and Use of Parallel Memories
  IEEE Transactions on Computers, 1971