Synthesis of hazard-free asynchronous circuits with bounded wire delays
- 1 January 1995
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 14 (1) , 61-86
- https://doi.org/10.1109/43.363123
Abstract
No abstract availableThis publication has 30 references indexed in Scilit:
- Solving the state assignment problem for signal transition graphsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Synthesis of hazard-free asynchronous circuits from graphical specificationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Automatic synthesis of locally-clocked asynchronous state machinesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Exact two-level minimization of hazard-free logic with multiple-input changesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Hazard-non-increasing gate-level optimization algorithmsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Automatic gate-level synthesis of speed-independent circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Petri nets: Properties, analysis and applicationsProceedings of the IEEE, 1989
- Q-modules: internally clocked delay-insensitive modulesIEEE Transactions on Computers, 1988
- Petri NetsACM Computing Surveys, 1977
- Design of Asynchronous Circuits Assuming Unbounded Gate DelaysIEEE Transactions on Computers, 1969