Generating reliable embedded processors
- 1 January 1998
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Micro
- Vol. 18 (5) , 33-41
- https://doi.org/10.1109/40.735942
Abstract
A new approach to enhance the reliability of embedded processor-based systems is presented. It was developed for applications with high-reliability demands under heavy cost-constraints. The concept is a minimized duplication of processor macro-components in programmable logic devices in accordance with the application of the embedded system. This concept is described in detail with the design flow of the processor control structure as an example. We show that the hardware overhead and the costs of classical fault-tolerant techniques like triple-modular redundant (TMR) component implementation can be reduced significantly. Furthermore, we show the possibilities and limitations of programmable logic devices used in this approach.Keywords
This publication has 6 references indexed in Scilit:
- An Efficient Procedure For The Synthesis Of Fast Self-testable Controller StructuresPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Defect-oriented IC test and diagnosis using VHDL fault simulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Fault tolerant VLSI design with functional block redundancyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- GUARDS: a generic upgradable architecture for real-time dependable systemsIEEE Transactions on Parallel and Distributed Systems, 1999
- Introducing core-based system designIEEE Design & Test of Computers, 1997
- Electromigration: the time bomb in deep-submicron ICsIEEE Spectrum, 1996