Defect-oriented IC test and diagnosis using VHDL fault simulation

This publication has 19 references indexed in Scilit:

• Physical DFT for High Coverage of Realistic Faults
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• Extraction and simulation of realistic CMOS faults using inductive fault analysis
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Carafe: an inductive fault analysis tool for CMOS VLSI circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Fault injection into VHDL models: the MEFISTO tool
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Testing CMOS logic gates for: realistic shorts
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Finding defects with fault models
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Special applications of the voting model for bridging faults
  IEEE Journal of Solid-State Circuits, 1994
• Functional and scan tests: The effectiveness of I/sub DDQ/ how many fault coverages do we need?
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1992
• Physical design of testable CMOS digital integrated circuits
  IEEE Journal of Solid-State Circuits, 1991
• Inductive Fault Analysis of MOS Integrated Circuits
  IEEE Design & Test of Computers, 1985