Carafe: an inductive fault analysis tool for CMOS VLSI circuits

This publication has 9 references indexed in Scilit:

• Test Pattern Generation for Realistic Bridge Faults in CMOS ICs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• Test pattern generation for current testable faults in static CMOS circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Functional and scan tests: The effectiveness of I/sub DDQ/ how many fault coverages do we need?
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1992
• IC quality and test transparency
  IEEE Transactions on Industrial Electronics, 1989
• A CMOS fault extractor for inductive fault analysis
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
• Inductive Fault Analysis of MOS Integrated Circuits
  IEEE Design & Test of Computers, 1985
• Testing for Bridging Faults (Shorts) in CMOS Circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1983
• Defect Level as a Function of Fault Coverage
  IEEE Transactions on Computers, 1981
• Physical Versus Logical Fault Models MOS LSI Circuits: Impact on Their Testability
  IEEE Transactions on Computers, 1980