Physical DFT for High Coverage of Realistic Faults
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
First Page of the Article Author(s) Saraiva, M. Casimiro, P. ; Santos, M. ; Sousa, J.T. ; Goncalves, F. ; Teixeira, I. ; Teixeira, J.P.Keywords
This publication has 15 references indexed in Scilit:
- THE EFFECT OF DIFFERENT TEST SETS ON QUALITY LEVEL PREDICTION: WHEN IS 80% BETTER THAN 90%?Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- CMOS IC stuck-open-fault electrical effects and design considerationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Detecting bridging faults with stuck-at test setsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- High-quality physical designs of CMOS ICsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- A methodology for testability enhancement at layout levelJournal of Electronic Testing, 1991
- Physically realistic fault models for analog CMOS neural networksIEEE Journal of Solid-State Circuits, 1991
- Physical design of testable VLSI: techniques and experimentsIEEE Journal of Solid-State Circuits, 1990
- Optimal layout to avoid CMOS stuck-open faultsPublished by Association for Computing Machinery (ACM) ,1987
- Physical Versus Logical Fault Models MOS LSI Circuits: Impact on Their TestabilityIEEE Transactions on Computers, 1980
- Fault Modeling and Logic Simulation of CMOS and MOS Integrated CircuitsBell System Technical Journal, 1978