High-quality physical designs of CMOS ICs

This publication has 14 references indexed in Scilit:

• Test preparation and fault analysis using a bottom-up methodology
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Bottom-up testing methodology for VLSI
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Physical design of testable VLSI: techniques and experiments
  IEEE Journal of Solid-State Circuits, 1990
• Limitations of the stuck-at fault model as an accurate measure of CMOS IC quality and a proposed schematic level fault model
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1989
• Detecting stuck-open faults with stuck-at test sets
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1989
• A CMOS fault extractor for inductive fault analysis
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
• Optimal layout to avoid CMOS stuck-open faults
  Published by Association for Computing Machinery (ACM) ,1987
• A Multivalued Algebra For Modeling Physical Failures in MOS VLSI Circuits
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
• Physical Versus Logical Fault Models MOS LSI Circuits: Impact on Their Testability
  IEEE Transactions on Computers, 1980
• Fault Modeling and Logic Simulation of CMOS and MOS Integrated Circuits
  Bell System Technical Journal, 1978