Limitations of the stuck-at fault model as an accurate measure of CMOS IC quality and a proposed schematic level fault model

This publication has 8 references indexed in Scilit:

• Fault-Tolerant Hamiltonicity of Augmented Cubes under the Conditional Fault Model
  Published by Springer Nature ,2009
• A CMOS fault extractor for inductive fault analysis
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
• Designing CMOS Circuits for Switch-Level Testability
  IEEE Design & Test of Computers, 1987
• Detecting FET Stuck-Open Faults in CMOS Latches And Flip-Flops
  IEEE Design & Test of Computers, 1986
• Built-In Self-Test Trends in Motorola Microprocessors
  IEEE Design & Test of Computers, 1985
• Inductive Fault Analysis of MOS Integrated Circuits
  IEEE Design & Test of Computers, 1985
• Characterization and Testing of Physical Failures in MOS Logic Circuits
  IEEE Design & Test of Computers, 1984
• Physical Versus Logical Fault Models MOS LSI Circuits: Impact on Their Testability
  IEEE Transactions on Computers, 1980