Bottom-up testing methodology for VLSI

This publication has 6 references indexed in Scilit:

• Realistic fault modeling for VLSI testing
  Published by Association for Computing Machinery (ACM) ,1987
• FAUST: An MOS Fault Simulator with Timing Information
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
• Test Considerations for Gate Oxide Shorts in CMOS ICs
  IEEE Design & Test of Computers, 1986
• A Multivalued Algebra For Modeling Physical Failures in MOS VLSI Circuits
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
• Sources of failures and yield improvement for VLSI and restructurable interconnects for RVLSI and WSI: Part I—Sources of failures and yield improvement for VLSI
  Proceedings of the IEEE, 1984
• Physical Versus Logical Fault Models MOS LSI Circuits: Impact on Their Testability
  IEEE Transactions on Computers, 1980