Physical design of testable VLSI: techniques and experiments

This publication has 21 references indexed in Scilit:

• A new reliability problem associated with Ar ion sputter cleaning of interconnect vias
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Off-Line Quality Control in Integrated Circuit Fabrication using Experimental Design
  Published by Springer Nature ,1989
• Fault Detection and Design For Testability of CMOS Logic Circuits
  Published by Springer Nature ,1988
• MIS: A Multiple-Level Logic Optimization System
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
• CMOS scan-path IC design for stuck-open fault testability
  IEEE Journal of Solid-State Circuits, 1987
• Optimal layout to avoid CMOS stuck-open faults
  Published by Association for Computing Machinery (ACM) ,1987
• A hierarchical approach test vector generation
  Published by Association for Computing Machinery (ACM) ,1987
• Realistic fault modeling for VLSI testing
  Published by Association for Computing Machinery (ACM) ,1987
• Design of Testable CMOS Logic Circuits Under Arbitrary Delays
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
• Fault Modeling and Logic Simulation of CMOS and MOS Integrated Circuits
  Bell System Technical Journal, 1978