A methodology for testability enhancement at layout level

This publication has 18 references indexed in Scilit:

• Fault modeling and test algorithm development for static random access memories
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Physical design of testable VLSI: techniques and experiments
  IEEE Journal of Solid-State Circuits, 1990
• Limitations of the stuck-at fault model as an accurate measure of CMOS IC quality and a proposed schematic level fault model
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1989
• Detecting stuck-open faults with stuck-at test sets
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1989
• Designing CMOS Circuits for Switch-Level Testability
  IEEE Design & Test of Computers, 1987
• Modeling and Test Generation Algorithms for MOS Circuits
  IEEE Transactions on Computers, 1985
• Layout Influences Testability
  IEEE Transactions on Computers, 1985
• Inductive Fault Analysis of MOS Integrated Circuits
  IEEE Design & Test of Computers, 1985
• Physical Versus Logical Fault Models MOS LSI Circuits: Impact on Their Testability
  IEEE Transactions on Computers, 1980
• Fault Modeling and Logic Simulation of CMOS and MOS Integrated Circuits
  Bell System Technical Journal, 1978