A hierarchical test generation methodology for digital circuits
- 1 May 1990
- journal article
- Published by Springer Nature in Journal of Electronic Testing
- Vol. 1 (2) , 103-123
- https://doi.org/10.1007/bf00137388
Abstract
No abstract availableKeywords
This publication has 11 references indexed in Scilit:
- Hierarchical Modeling for VLSI Circuit TestingPublished by Springer Nature ,1990
- Implementation of VLSI self-testing by regularizationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- Testing Strategy and Technique for Macro-Based CircuitsIEEE Transactions on Computers, 1985
- Test Generation Algorithms for Computer Hardware Description LanguagesIEEE Transactions on Computers, 1982
- Design of Easily Testable Bit-Sliced SystemsIEEE Transactions on Computers, 1981
- An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic CircuitsIEEE Transactions on Computers, 1981
- Functional Level Primitives in Test GenerationIEEE Transactions on Computers, 1980
- Vector Boolean Algebra and CalculusIEEE Transactions on Computers, 1976
- Easily Testable Iterative SystemsIEEE Transactions on Computers, 1973
- Diagnosis of Automata Failures: A Calculus and a MethodIBM Journal of Research and Development, 1966