Test Generation: A Boundary Scan Implementation for Module Interconnect Testing
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
The IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture provides access to internal module networks required for mtercomect testmg in cases where physical access is lirmted or not possible. Consequently, test generation tools must be adapted to support boundary scan test techniques. This paper describes an automated test pattern generation process that has been developed for producing interconnect test data for simple and complex 1149.1 implementations.Keywords
This publication has 6 references indexed in Scilit:
- A Product Information Access System for the Verification, Test, Diagnosis and Repair of Electronic APublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A WORKSTATION ENVIRONMENT FOR BOUNDARY SCAN INTERCONNECT TESTINGPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Testing conventional logic and memory clusters using boundary scan devices as virtual ATE channelsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Diagnosis for wiring interconnectsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Boundary scan test used at board level: moving towards realityPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Testing interconnections to static RAMsIEEE Design & Test of Computers, 1991