Temperature and Epi Thickness Dependence of the Heavy Ion Induced Latchup Threshold for a CMOS/EPI 16K Static RAM
- 1 January 1987
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Nuclear Science
- Vol. 34 (6) , 1800-1802
- https://doi.org/10.1109/tns.1987.4337558
Abstract
Data have been obtained with krypton and xenon ions for the latchup threshold vs. temperature of four different versions of a Harris CMOS/epi 16K static RAM. These special versions of the HM6516 RAM have 12-micron, 9-micron, 7-micron and 5-micron epi thicknesses, as grown. The test data showed a marked improvement in latchup resistance with decreasing epi thickness and with decreasing temperature over the range of 25°C (operating chip ambient) to 100°C.Keywords
This publication has 5 references indexed in Scilit:
- Theory of Single Event Latchup in Complementary Metal-Oxide Semiconductor Integrated CircuitsIEEE Transactions on Nuclear Science, 1986
- Single Event Upset Dependence on Temperature or an NMOS/Resistive-Load Static RAMIEEE Transactions on Nuclear Science, 1986
- The Effect of Elevated Temperature on Latchup and Bit Errors in CMOS DevicesIEEE Transactions on Nuclear Science, 1986
- Single Event Effects in High Density CMOS SRAMsIEEE Transactions on Nuclear Science, 1986
- A Summary of JPL Single Event Upset Test Data from May 1982, Through January 1984IEEE Transactions on Nuclear Science, 1984