A 500-MHz 16*16 complex multiplier using self-aligned gate GaAs heterostructure FET technology

This publication has 9 references indexed in Scilit:

• A high-speed gate array implemented with AlGaAs/GaAs heterojunction bipolar transistors
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Ultra-high speed AlGaAs/GaAs heterojunction bipolar transistors
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A 40-ps high electron mobility transistor 4.1 K gate array
  IEEE Journal of Solid-State Circuits, 1988
• A 32b GaAs Risc Microprocessor
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1988
• A fully operational 1-kbit HEMT static RAM
  IEEE Transactions on Electron Devices, 1986
• Performance of heterostructure FET's in LSI
  IEEE Transactions on Electron Devices, 1986
• IIA-4 A self-aligned gate process for IC's based on modulation-doped (Al, Ga)As/GaAs FET's
  IEEE Transactions on Electron Devices, 1984
• Modulation-doped FET threshold voltage uniformity of a high throughput 3 inch MBE system
  Journal of Vacuum Science & Technology B, 1984
• The Effect of Annealing on the Electrical Properties of Selectively Doped GaAs/N-AlGaAs Heterojunction Structures Grown by MBE
  Japanese Journal of Applied Physics, 1981