Transistor sizing for large combinational digital CMOS circuits
- 31 January 1991
- journal article
- Published by Elsevier in Integration
- Vol. 10 (2) , 155-168
- https://doi.org/10.1016/s0167-9260(06)80013-1
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- Optimization-based transistor sizingIEEE Journal of Solid-State Circuits, 1988
- CMOS Circuit Speed and Buffer OptimizationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Network Partitioning and Ordering for MOS VLSI CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Macromodeling and Optimization of Digital MOS VLSI CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- Synthesis and Optimization of Multilevel Logic under Timing ConstraintsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- A Switch-Level Timing Verifier for Digital MOS VLSIIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- Signal Delay in RC Tree NetworksIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983
- A design of CMOS polycell for LSI circuitsIEEE Transactions on Circuits and Systems, 1981