GATTO: a genetic algorithm for automatic test pattern generation for large synchronous sequential circuits
- 1 January 1996
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 15 (8) , 991-1000
- https://doi.org/10.1109/43.511578
Abstract
This paper deals with automated test pattern generation for large synchronous sequential circuits and describes an approach based on genetic algorithms. A prototype system named GATTO is used to assess the effectiveness of the approach in terms of result quality and CPU time requirements. An account is also given of a distributed version of the same algorithm, named GATTO*. Being based on the PVM library, it runs on any network of workstations and is able to either reduce the required time, or improve the result quality with respect to the monoprocessor version. In the latter case, in terms of Fault Coverage, the results are the best ones reported in the literature for most of the largest standard benchmark circuits. The flexibility of GATTO enables users to easily tradeoff fault coverage and CPU time to suit their needs.This publication has 16 references indexed in Scilit:
- Combinational profiles of sequential benchmark circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- CONTEST: a concurrent test generator for sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- HOPE: an efficient parallel fault simulatorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A portable ATPG tool for parallel and distributed systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1995
- Sequential circuit test generation in a genetic algorithm frameworkPublished by Association for Computing Machinery (ACM) ,1994
- Redundancy identification/removal and test generation for sequential circuits using implicit state enumerationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
- Sequential circuit test generation on a distributed systemPublished by Association for Computing Machinery (ACM) ,1993
- Sequential test generation based on real-valued logic simulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- PROOFS: a fast, memory-efficient sequential circuit fault simulatorIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
- Portable parallel test generation for sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992