Sequential test generation based on real-valued logic simulation

This publication has 9 references indexed in Scilit:

• A TEST GENERATION METHOD FOR SEQUENTIAL CIRCUITS BASED ON MAXIMUM UTILIZATION OF INTERNAL STATES
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• Sequential Circuit Test Generator (STG) benchmark results
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Combinational profiles of sequential benchmark circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A sequential circuit test generation using threshold-value simulation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• CONTEST: a concurrent test generator for sequential circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A test-pattern-generation algorithm for sequential circuits
  IEEE Design & Test of Computers, 1991
• An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits
  IEEE Transactions on Computers, 1981
• Programmed Algorithms to Compute Tests to Detect and Distinguish Between Failures in Logic Circuits
  IEEE Transactions on Electronic Computers, 1967
• The Diagnosis of Asynchronous Sequential Switching Systems
  IEEE Transactions on Electronic Computers, 1962