A TEST GENERATION METHOD FOR SEQUENTIAL CIRCUITS BASED ON MAXIMUM UTILIZATION OF INTERNAL STATES
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
This paper presents a novel deterministic test pattern generation method for sequential circuits. The proposed method has several advantages over conventional methods, particularly in its maximum utilization of internal states. Such utilization permits shorter computational time, reduced test pattern length and fewer timing problems. In this method, the type of fault targeted for the next pattern generation is that which, on the basis of the current internal state of the circuit, is determined to be the easiest type to detect, and during pattern generation, the only value transitions traced are those which are necessary for a particular fault's detection. Experimental results show the proposed method to be efficient.Keywords
This publication has 13 references indexed in Scilit:
- Concurrent test generation and design for testabilityPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Sequential Circuit Test Generator (STG) benchmark resultsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Combinational profiles of sequential benchmark circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A complexity analysis of sequential ATPGPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Advanced automatic test pattern generation and redundancy identification techniquesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A sequential circuit test generation using threshold-value simulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- CONTEST: a concurrent test generator for sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Test generation for sequential circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- An Effective Test Generation System for Sequential CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986
- A Heuristic Algorithm for the Testing of Asynchronous CircuitsIEEE Transactions on Computers, 1971