Computing Synchronizer Failure Probabilities
- 1 April 2007
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 15301591,p. 1-6
- https://doi.org/10.1109/date.2007.364487
Abstract
System-on-chip designs often have a large number of timing domains. Communication between these domains requires synchronization, and the failure probabilities of these synchronizers must be characterized accurately to ensure the robustness of the complete system. We present a novel approach for determining the failure probabilities of synchronizer circuits. Our approach use numerical integration to account for the nonlinear behaviour of real synchronizer circuits. We complement this with small-signal techniques to enable accurate estimation of extremely small failure probabilities. Our approach is fully automated, is suitable for integration into circuit simulation tools such as SPICE and enables accurate characterization of extremely small failure probabilitiesKeywords
This publication has 8 references indexed in Scilit:
- Measuring Deep MetastabilityPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Data synchronization issues in GALS SoCsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Timing measurements of synchronization circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Fourteen ways to fool your synchronizerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Synchronization circuit performanceIEEE Journal of Solid-State Circuits, 2002
- A fast resolving BiNMOS synchronizer for parallel processor interconnectIEEE Journal of Solid-State Circuits, 1995
- General theory of metastable operationIEEE Transactions on Computers, 1981
- Anomalous Behavior of Synchronizer and Arbiter CircuitsIEEE Transactions on Computers, 1973