Mapping real-time motion estimation type algorithms to memory efficient, programmable multi-processor architectures
- 31 October 1995
- journal article
- Published by Elsevier in Microprocessing and Microprogramming
- Vol. 41 (5-6) , 409-423
- https://doi.org/10.1016/0165-6074(95)99030-9
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- Scheduling of DSP programs onto multiprocessors for maximum throughputIEEE Transactions on Signal Processing, 1993
- Design of a processing board for a programmable multi-VSP systemJournal of Signal Processing Systems, 1993
- An efficient and simple VLSI tree architecture for motion estimation algorithmsIEEE Transactions on Signal Processing, 1993
- Task allocation and scheduling models for multiprocessor digital signal processingIEEE Transactions on Acoustics, Speech, and Signal Processing, 1990
- A general-purpose programmable video signal processorIEEE Transactions on Consumer Electronics, 1989
- Parameterizable VLSI architectures for the full-search block-matching algorithmIEEE Transactions on Circuits and Systems, 1989
- Array architectures for block matching algorithmsIEEE Transactions on Circuits and Systems, 1989
- A family of VLSI designs for the motion compensation block-matching algorithmIEEE Transactions on Circuits and Systems, 1989
- Synchronization, coherence, and event ordering in multiprocessorsComputer, 1988