Generalized constraint generation for analog circuit design
- 30 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 7, 408-414
- https://doi.org/10.1109/iccad.1993.580089
Abstract
No abstract availableThis publication has 12 references indexed in Scilit:
- A Constraint-driven Placement Methodology For Analog Integrated CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A Top-down, Constraint-driven Design Methodology For Analog Integrated CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Optimum stacked layout for analog CMOS ICsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Performance-driven compaction for analog integrated circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Constraint generation for routing analog circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Constraint-based channel routing for analog and mixed analog/digital circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Matching properties of MOS transistorsIEEE Journal of Solid-State Circuits, 1989
- DELIGHT.SPICE: an optimization-based system for the design of integrated circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- Transient Sensitivity Computation for MOSFET CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- Technological design considerations for monolithic MOS switched-capacitor filtering systemsProceedings of the IEEE, 1983