A scalable communication-centric SoC interconnect architecture
- 6 May 2004
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 13 references indexed in Scilit:
- High-throughput switch-based interconnect for future SoCsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Design of a switch for network on chip applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A network on chip architecture and design methodologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Interconnect IP node for future system-on-chip designsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- System-on-chip beyond the nanometer wallPublished by Association for Computing Machinery (ACM) ,2003
- Switch-based interconnect architecture for future systems on chipPublished by SPIE-Intl Soc Optical Eng ,2003
- Technology and reliability constrained future copper interconnects. II. Performance implicationsIEEE Transactions on Electron Devices, 2002
- The future of wiresProceedings of the IEEE, 2001
- Route packets, net wiresPublished by Association for Computing Machinery (ACM) ,2001
- A generic architecture for on-chip packet-switched interconnectionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2000