Numerical analysis of breakdown voltage using quasi three dimensional device simulation
- 1 April 1990
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 37 (4) , 1132-1140
- https://doi.org/10.1109/16.52452
Abstract
No abstract availableKeywords
This publication has 14 references indexed in Scilit:
- Breakdown voltage analysis of planar p-n junctions taking into account the radius of curvature of the corners in the patterning maskSolid-State Electronics, 1985
- Effect of lateral curvature on the breakdown voltage of planar diodesIEEE Electron Device Letters, 1985
- Numerical analysis of multiple field limiting ring systemsSolid-State Electronics, 1984
- Blocking capability of planar devices with field limiting ringsSolid-State Electronics, 1983
- High-voltage planar junction with a field-limiting ringSolid-State Electronics, 1982
- Theory and breakdown voltage for planar devices with a single field limiting ringIEEE Transactions on Electron Devices, 1977
- Electron and hole ionization rates in epitaxial silicon at high electric fieldsSolid-State Electronics, 1973
- Large-signal analysis of a silicon Read diode oscillatorIEEE Transactions on Electron Devices, 1969
- High-voltage planar p-n junctionsProceedings of the IEEE, 1967
- Ionization Rates for Electrons and Holes in SiliconPhysical Review B, 1958