Drop test reliability of wafer level chip scale packages
- 27 July 2005
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 2, 637-644
- https://doi.org/10.1109/ectc.2005.1441336
Abstract
No abstract availableThis publication has 7 references indexed in Scilit:
- Finite element analysis of lead-free drop test boardsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A study on interfacial reactions between electroless Ni-P under bump metallization and 95.5Sn-4.0Ag-0.5Cu alloyJournal of Electronic Materials, 2003
- Intermetallic phase formation and growth kinetics at the interface between molten solder and Ni-containing under bump metallizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Studies of electroless nickel under bump metallurgy—Solder interfacial reactions and their effects on flip chip solder joint reliabilityJournal of Electronic Materials, 2002
- Effect of the drop impact on BGA/CSP package reliabilityMicroelectronics Reliability, 2002
- TEM observation of interfaces in a solder joint in a semiconductor deviceScience and Technology of Advanced Materials, 2002
- Reaction of solder with Ni/Au metallization for electronic packages during reflow solderingIEEE Transactions on Advanced Packaging, 2001