FAST SIGNATURE COMPUTATION FOR LINEAR COMPACTORS
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- Combinational profiles of sequential benchmark circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Computation of exact fault coverage for compact testing schemesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- Analysis and design of linear finite state machines for signature analysis testingIEEE Transactions on Computers, 1991
- Cellular automata circuits for built-in self-testIBM Journal of Research and Development, 1990
- Aliasing errors in linear automata used as multiple-input signature analyzersIBM Journal of Research and Development, 1990
- A method of fault simulation based on stem regionsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
- Bounds and analysis of aliasing errors in linear feedback shift registersIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- Critical Path Tracing - An Alternative to Fault SimulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- Built-in test for complex digital integrated circuitsIEEE Journal of Solid-State Circuits, 1980