Defects, fault coverage, yield and cost, in board manufacturing
- 17 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- IS IEEE 1149.1 BOUNDARY SCAN COST EFFECTIVE: A SIMPLE CASE STUDYPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Test features of the HP PA7100LC processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Manufacturing test simulator: a concurrent engineering tool for boards and MCMsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Board test DFT model for computer productsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Functional and scan tests: The effectiveness of I/sub DDQ/ how many fault coverages do we need?Published by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- The use and evaluation of yield models in integrated circuit manufacturingIEEE Transactions on Semiconductor Manufacturing, 1990
- Integrated circuit yield statisticsProceedings of the IEEE, 1983