Manufacturing test simulator: a concurrent engineering tool for boards and MCMs
- 17 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 8 references indexed in Scilit:
- Economics modelling for the determination of test strategies for complex VLSI boardsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Manufacturing test simulator: a concurrent engineering tool for boards and MCMsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Defects, fault coverage, yield and cost, in board manufacturingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- On clustering of defects and yield of SMT assembliesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Board test DFT model for computer productsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Functional and scan tests: The effectiveness of I/sub DDQ/ how many fault coverages do we need?Published by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- The use and evaluation of yield models in integrated circuit manufacturingIEEE Transactions on Semiconductor Manufacturing, 1990
- Defect Level as a Function of Fault CoverageIEEE Transactions on Computers, 1981