Property Checking via Structural Analysis
- 20 September 2002
- book chapter
- Published by Springer Nature
- p. 151-165
- https://doi.org/10.1007/3-540-45657-0_12
Abstract
No abstract availableKeywords
This publication has 14 references indexed in Scilit:
- Safe BDD Minimization Using Don't CaresPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Transformation-Based Verification Using Generalized RetimingPublished by Springer Nature ,2001
- Circuit-based Boolean ReasoningPublished by Association for Computing Machinery (ACM) ,2001
- Border-Block Triangular Form and Conjunction Schedule in Image ComputationPublished by Springer Nature ,2000
- Detecting Errors Before Reaching ThemPublished by Springer Nature ,2000
- Combining Decision Diagrams and SAT Procedures for Efficient Symbolic Model CheckingPublished by Springer Nature ,2000
- Symbolic Model Checking without BDDsPublished by Defense Technical Information Center (DTIC) ,1999
- On combining formal and informal verificationPublished by Springer Nature ,1997
- Algorithms for approximate FSM traversal based on state space decompositionIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1996
- Symbolic model checking for sequential circuit verificationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994